Featured Articles

Analysts expect ARM to do well next year

Analysts expect ARM to do well next year

British chip designer ARM could cash in on the mobile industry's rush to transition to 64-bit operating systems and hardware.

More...
Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Samsung has lost smartphone market share, ending the quarter on a low note and Xiaomi appears to be the big winner.

More...
Intel Broadwell 15W coming to CES

Intel Broadwell 15W coming to CES

It looks like Intel will be showing off its 14nm processors, codenames Broadwell, in a couple of weeks at CES 2015.

More...
Gainward GTX 980 Phantom reviewed

Gainward GTX 980 Phantom reviewed

Today we’ll be taking a closer look at the recently introduced Gainward GTX 980 4GB with the company’s trademark Phantom cooler.

More...
Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac has been in the nettop and mini-PC space for more than four years now and it has managed to carve…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Friday, 26 July 2013 10:29

Intel promises 512-Bit AVX instructions

Written by Nick Farrell



Find Allen key 23b

Intel has warned that it is about to release its AVX-512 instructions which it claims will offer the highest degree of compiler support by including an unprecedented level of richness in the design of the instructions.

According to Tom’s Hardware the software can pack eight double precision or sixteen single precision floating-point numbers, or eight 64-bit integers, or sixteen 32-bit integers within the 512-bit vectors. This means you can process twice the number of data elements of the AVX/AVX2 with a single instruction and four times that of SSE.

Intel AVX-512 has 32 vector registers each 512 bits wide, eight dedicated mask registers. This means that there are 512-bit operations on packed floating point data or packed integer data. This allows for embedded rounding controls, broadcast,floating-point fault suppression, and memory fault suppression.

Tom notes that the 32 ZMM registers represent 2K of register space. Intel AVX-512 will be seen in the Intel Xeon Phi code name Knights Landing, and will also be supported by some future Xeon processors scheduled to be introduced afterwards.

More here.

blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments