Featured Articles

5th Generation Broadwell 14nm family comes in three lines

5th Generation Broadwell 14nm family comes in three lines

Intel's 5th Core processor family, codenamed Broadwell, will launch in three lines for the mobile segment. We are talking about upcoming…

More...
Broadwell Chromebooks coming in late Q1 2015

Broadwell Chromebooks coming in late Q1 2015

Google's Chromebook OS should be updating automatically every six weeks, but Intel doesn't come close with its hardware refresh schedule.

More...
New round of Nexus phone rumour kicks off

New round of Nexus phone rumour kicks off

Rumours involving upcoming Nexus devices are nothing uncommon, but this year there is a fair bit of confusion, especially on the…

More...
Nvidia officially launches the 8-inch Shield Tablet

Nvidia officially launches the 8-inch Shield Tablet

As expected and reported earlier, Nvidia has now officially announced its newest Shield device, the new 8-inch Shield Tablet. While the…

More...
Aerocool Dead Silence reviewed

Aerocool Dead Silence reviewed

Aerocool is well known for its gamer cases with aggressive styling. However, the Dead Silence chassis offers consumers a new choice,…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Friday, 26 July 2013 10:29

Intel promises 512-Bit AVX instructions

Written by Nick Farrell



Find Allen key 23b

Intel has warned that it is about to release its AVX-512 instructions which it claims will offer the highest degree of compiler support by including an unprecedented level of richness in the design of the instructions.

According to Tom’s Hardware the software can pack eight double precision or sixteen single precision floating-point numbers, or eight 64-bit integers, or sixteen 32-bit integers within the 512-bit vectors. This means you can process twice the number of data elements of the AVX/AVX2 with a single instruction and four times that of SSE.

Intel AVX-512 has 32 vector registers each 512 bits wide, eight dedicated mask registers. This means that there are 512-bit operations on packed floating point data or packed integer data. This allows for embedded rounding controls, broadcast,floating-point fault suppression, and memory fault suppression.

Tom notes that the 32 ZMM registers represent 2K of register space. Intel AVX-512 will be seen in the Intel Xeon Phi code name Knights Landing, and will also be supported by some future Xeon processors scheduled to be introduced afterwards.

More here.

blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments