Featured Articles

Snapdragon 400 is Qualcomm’s SoC for watches, wearables

Snapdragon 400 is Qualcomm’s SoC for watches, wearables

We wanted to learn a bit more about Qualcomm's plans for wearables and it turns out that the company believes its…

More...
Qualcomm sampling 20nm Snapdragon 810

Qualcomm sampling 20nm Snapdragon 810

We had a chance to talk to Michelle Leyden-Li, Senior Director of Marketing, QCT at Qualcomm and get an update on…

More...
EVGA GTX 970 SC ACX 2.0 reviewed

EVGA GTX 970 SC ACX 2.0 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
Nvidia GTX 980 reviewed

Nvidia GTX 980 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
PowerColor TurboDuo R9 285 reviewed

PowerColor TurboDuo R9 285 reviewed

Today we will take a look at the PowerColor TurboDuo Radeon R9 285. The card is based on AMD’s new…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Tuesday, 16 November 2010 18:05

Hacker claims to have cracked AMD chips

Written by Nick Farell


Not sure about this one
A hacker claims to have discovered a debugging mechanism within AMD CPUs which enables people to learn more about how exactly AMD's chips work, and reverse engineer them. [I'm gonna build one in my shed over the weekend. sub.ed.]

The hacker “Czerno” posted his findings here. He claims that AMD processors have included firmware-based debugging features that expand greatly over standard, architecturally defined capabilities of x86. “Czerno” does not know why, but claims AMD has been secretive about these features which we would have thought would have given them some advantage over Intel. He said that hint of their existence was gained by glancing at the list of undocumented machine specific registers (MSRs). He said that there are four new machine specific registers (MSR) that are involved in the expanded debug facilities.

All those MSRs are "password" protected against casual access: read/write access (RDMSR/WRMSR) to the registers is granted only if EDI holds the correct password value (9C5A203A), otherwise, a GPF exception occurs. All these registers default/reset values are zero. The registers may do something with built-in self test of microprocessors. However they could also be something to run the processor's microcode during development. However since “Czerno” has been a bit vague about it all it is not clear if any of it is true.

We wonder if our readers have views on it.
Last modified on Tuesday, 16 November 2010 18:08
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments