Featured Articles

IHS teardown reveals Galaxy S5 BOM

IHS teardown reveals Galaxy S5 BOM

Research firm IHS got hold of Samsung’s new flagship smartphone and took it apart to the last bolt to figure out…

More...
Galaxy S5, HTC One M8 available selling well

Galaxy S5, HTC One M8 available selling well

Samsung’s Galaxy S5 has finally gone on sale and it can be yours for €699, which is quite a lot of…

More...
Intel lists Haswell refresh parts

Intel lists Haswell refresh parts

Intel has added a load of Haswell refresh parts to its official price list and there really aren’t any surprises to…

More...
Respawn confirms Titanfall DLC for May

Respawn confirms Titanfall DLC for May

During his appearance at PAX East panel and confirmed on Twitter, Titanfall developer Respawn confirmed that the first DLC pack for…

More...
KFA2 GTX 780 Ti Hall Of Fame reviewed

KFA2 GTX 780 Ti Hall Of Fame reviewed

KFA2 gained a lot of overclocking experience with the GTX 780 Hall of Fame (HOF), which we had a chance to…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Wednesday, 27 October 2010 11:10

Xilinx releases stacked silicon interconnect

Written by Nick Farell


Overcoming Moore's law, sort of
Taiwan outfit Xilinx has released what it claims is the industry's first stacked silicon interconnect technology.

The outfit said that by using a multiple FPGA die the gear can deliver higher capacity, bandwidth and power savings in a single package. It uses 3D packaging technologies and through-silicon vias (TSV) for its 28nm 7 series FPGAs.

Xilinx's Targeted Design Platforms claims to be able to handle systems with resource requirements that are more than double the reach of the largest single-die FPGAs. This enables Xilinx to overcome the boundaries of Moore's Law and offer
electronics manufacturers unparalleled power, the outfit thinks.

Xilinx Senior Vice PresidentVincent Tong said that one of the ways the 28nm Xilinx 7 series FPGAs extend the range of applications programmable logic can address is by offering capacity of up to 2 million logic cells.

“Our stacked silicon interconnect packaging approach makes this remarkable achievement possible," he said.

Nick Farell

E-mail: This e-mail address is being protected from spambots. You need JavaScript enabled to view it
blog comments powered by Disqus

Comments  

 
+2 #1 nforce4max 2010-10-27 13:45
Great if there hasn't been enough problems with bonding and cooling this will certainly do the job except for very low power devices much as ram or NAND flash. It might pan out for SOC as well but the package bonding has to be very high quality or it will fail.
 
 
+6 #2 Kob 2010-10-27 17:55
Xilinx a "Taiwan outfit"?? Since when?
 

To be able to post comments please log-in with Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments