Featured Articles

AMD SVP John Byrne named turnaround exec of the year

AMD SVP John Byrne named turnaround exec of the year

Director of AMD’s PR Chris Hook has tweeted and confirmed later in a conversation with Fudzilla that John Byrne, Senior Vice…

More...
Shield Tablet 8 launching on Tuesday July 22nd

Shield Tablet 8 launching on Tuesday July 22nd

We knew the date for a while but as of right now we can confirm that Nvidia’s new Shield Tablet 8,…

More...
AMD confirms 20nm in 2015

AMD confirms 20nm in 2015

Lisa Su, Senior Vice President and Chief Operating Officer, AMD, has confirmed what we told you back in May 2014 – …

More...
AMD reports loss, shares tumble

AMD reports loss, shares tumble

AMD’s debt load is causing huge problems for the chipmaker -- this quarter it had another substantial loss. The tame Apple Press…

More...
AMD A8-7600 Kaveri APU reviewed

AMD A8-7600 Kaveri APU reviewed

Today we'll take a closer look at AMD's A8-7600 APU Kaveri APU, more specifically we'll examine the GPU performance you can…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 12 July 2007 11:23

IBM creates new stable SRAM

Written by David Stellmack
Image

Memory beyond 6GHz
IBM has unveiled a prototype embedded SRAM chipset that is capable of reaching speeds beyond 6 GHz, nearly two times the speed of currently available SRAMs. Embedded SRAMs hold data that is frequently accessed by the processor. The faster the access, the faster the data transfer from SRAM to CPU.

Researchers have long sought methods to overcome the effects of process variability, especially variations in the device turn-on characteristics when a device is placed among an array of other devices. Those device variations can cause loss of stored data, rendering the devices "unstable."

IBM researchers have discovered a novel hardware-based solution to eliminate "half select" problems, improve Vmin and increase performance for multi-port applications by using 8T SRAM arrays. Half-select occurs when the ‘word line’ is “on” and ‘column select’ is “off,” which leads to instability.

A novel write-byte concept generates ‘local-write word’ lines, which are only selected when the ‘write control’ for the selected block is “on,” avoiding half-select disturb conditions. Thus, the separate read port eliminates half-select during ‘read,’ and write byte eliminates half-select during ‘write.’
Last modified on Thursday, 12 July 2007 11:44
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments