Featured Articles

IDC says PC market is rebounding

IDC says PC market is rebounding

Research firm IDC has published its latest report into the state of the PC market and while there are some signs…

More...
TSMC steps up development of 10nm process

TSMC steps up development of 10nm process

TSMC, the world’s biggest chip foundry for hire, has reportedly stepped up development of its 10nm manufacturing process.

More...
Broadwell 14nm desktop comes late in Q2 2015

Broadwell 14nm desktop comes late in Q2 2015

A while ago we mentioned that Broadwell won’t show up in the desktop space this year and we got it right.…

More...
AMD A8-7600 Kaveri APU reviewed

AMD A8-7600 Kaveri APU reviewed

Today we'll take a closer look at AMD's A8-7600 APU Kaveri APU, more specifically we'll examine the GPU performance you can…

More...
EVGA GTX 780 Classified reviewed

EVGA GTX 780 Classified reviewed

The EVGA GTX 780 Classified has been dethroned as the company’s fastest non-Titan card following the introduction of the GTX 780…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 12 July 2007 11:23

IBM creates new stable SRAM

Written by David Stellmack
Image

Memory beyond 6GHz
IBM has unveiled a prototype embedded SRAM chipset that is capable of reaching speeds beyond 6 GHz, nearly two times the speed of currently available SRAMs. Embedded SRAMs hold data that is frequently accessed by the processor. The faster the access, the faster the data transfer from SRAM to CPU.

Researchers have long sought methods to overcome the effects of process variability, especially variations in the device turn-on characteristics when a device is placed among an array of other devices. Those device variations can cause loss of stored data, rendering the devices "unstable."

IBM researchers have discovered a novel hardware-based solution to eliminate "half select" problems, improve Vmin and increase performance for multi-port applications by using 8T SRAM arrays. Half-select occurs when the ‘word line’ is “on” and ‘column select’ is “off,” which leads to instability.

A novel write-byte concept generates ‘local-write word’ lines, which are only selected when the ‘write control’ for the selected block is “on,” avoiding half-select disturb conditions. Thus, the separate read port eliminates half-select during ‘read,’ and write byte eliminates half-select during ‘write.’
Last modified on Thursday, 12 July 2007 11:44
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments