Featured Articles

Microsoft officially announces the Xbox One

Microsoft officially announces the Xbox One

As announced earlier, Microsoft has now finally unveiled its next-generation console, the Xbox One. Although it did not shed much light…

More...
AMD poaches more Nvidia talent

AMD poaches more Nvidia talent

AMD has apparently managed to grab yet another high-ranking Nvidian, but this time it was no engineer or developer.

More...
Qualcomm and Samsung overtake AMD

Qualcomm and Samsung overtake AMD

It’s no secret that the mobile boom is taking a toll on makers of PC components and AMD is one of…

More...
Nvidia Geforce GTX 780 detailed

Nvidia Geforce GTX 780 detailed

We managed to confirm the full spec of the upcoming Nvidia Geforce GTX 780 graphics card as well as some performance…

More...
HIS iCooler Turbo HD 7790 reviewed

HIS iCooler Turbo HD 7790 reviewed

Today we’ll take a closer look at a factory overclocked HD 7790, courtesy of HIS. The HIS HD 7790 iCooler Turbo…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 12 July 2007 11:23

IBM creates new stable SRAM

Written by David Stellmack
Image

Memory beyond 6GHz
IBM has unveiled a prototype embedded SRAM chipset that is capable of reaching speeds beyond 6 GHz, nearly two times the speed of currently available SRAMs. Embedded SRAMs hold data that is frequently accessed by the processor. The faster the access, the faster the data transfer from SRAM to CPU.

Researchers have long sought methods to overcome the effects of process variability, especially variations in the device turn-on characteristics when a device is placed among an array of other devices. Those device variations can cause loss of stored data, rendering the devices "unstable."

IBM researchers have discovered a novel hardware-based solution to eliminate "half select" problems, improve Vmin and increase performance for multi-port applications by using 8T SRAM arrays. Half-select occurs when the ‘word line’ is “on” and ‘column select’ is “off,” which leads to instability.

A novel write-byte concept generates ‘local-write word’ lines, which are only selected when the ‘write control’ for the selected block is “on,” avoiding half-select disturb conditions. Thus, the separate read port eliminates half-select during ‘read,’ and write byte eliminates half-select during ‘write.’
Last modified on Thursday, 12 July 2007 11:44
blog comments powered by Disqus

To be able to post comments please log-in with Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments