Featured Articles

5th Generation Broadwell 14nm family comes in three lines

5th Generation Broadwell 14nm family comes in three lines

Intel's 5th Core processor family, codenamed Broadwell, will launch in three lines for the mobile segment. We are talking about upcoming…

More...
Broadwell Chromebooks coming in late Q1 2015

Broadwell Chromebooks coming in late Q1 2015

Google's Chromebook OS should be updating automatically every six weeks, but Intel doesn't come close with its hardware refresh schedule.

More...
New round of Nexus phone rumour kicks off

New round of Nexus phone rumour kicks off

Rumours involving upcoming Nexus devices are nothing uncommon, but this year there is a fair bit of confusion, especially on the…

More...
Nvidia officially launches the 8-inch Shield Tablet

Nvidia officially launches the 8-inch Shield Tablet

As expected and reported earlier, Nvidia has now officially announced its newest Shield device, the new 8-inch Shield Tablet. While the…

More...
Aerocool Dead Silence reviewed

Aerocool Dead Silence reviewed

Aerocool is well known for its gamer cases with aggressive styling. However, the Dead Silence chassis offers consumers a new choice,…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Tuesday, 06 December 2011 12:36

IBM makes racetrack memory

Written by Nick Farell



Uses standard tools


Biggish Blue has managed to make a revolutionary type of computer memory which merges large capacity of traditional hard disks with the speed of flash with standard chip-making gear.

The breakthrough means that the cost of manufacturing what has been dubbed racetrack memory has been slashed and it is now viable. Racetrack memory has been around since 2008 and today they will unveil an example at the  International Electronic Devices Meeting in Washington, D.C.

The prototype combines on one chip all the components racetrack memory needs to read, store, and write data. It stores data on nanoscale metal wires with bits of information represented by magnetic stripes. These are created by controlling the magnetic orientation of different parts of the wire. If you want to write data you inserting a new magnetic stripe into a nanowire by applying current to it.

Stuart Parkin who leads the research appears to have created the first integrated version with everything on one piece of silicon using CMOS. Although Biggish Blue thinks that it should be feasible to make racetrack memory commercially it still needs a bit of work.

Nick Farell

E-mail: This e-mail address is being protected from spambots. You need JavaScript enabled to view it
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments