Error
  • JUser::_load: Unable to load user with id: 67

Featured Articles

Analysts expect ARM to do well next year

Analysts expect ARM to do well next year

British chip designer ARM could cash in on the mobile industry's rush to transition to 64-bit operating systems and hardware.

More...
Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Samsung has lost smartphone market share, ending the quarter on a low note and Xiaomi appears to be the big winner.

More...
Intel Broadwell 15W coming to CES

Intel Broadwell 15W coming to CES

It looks like Intel will be showing off its 14nm processors, codenames Broadwell, in a couple of weeks at CES 2015.

More...
Gainward GTX 980 Phantom reviewed

Gainward GTX 980 Phantom reviewed

Today we’ll be taking a closer look at the recently introduced Gainward GTX 980 4GB with the company’s trademark Phantom cooler.

More...
Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac has been in the nettop and mini-PC space for more than four years now and it has managed to carve…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Tuesday, 26 February 2008 11:02

Sun leaks Nehalem and Six-core CPU

Written by

Image

Mistake


Briefing
notes on Intel's upcoming server platforms and Xeon Dunnington and Nehalem architectures ended up being posted on Sun's public site. According to Daily Tech, a presentation of roadmaps discussing details of Intel's upcoming server platforms ended up on Sun's public Web server.

It looks like Dunnington, Intel's 45nm six-core Xeon processor from the Penryn family, will succeed the Xeon Tigerton processor. Dunnington will be Intel's first Core 2 Duo processor with three dual-core banks. It will have 16MB of L3 cache shared by all six processors. Each pair of cores can also access 3MB of local L2 cache. The end result is a design very similar to the AMD Barcelona quad-core processor; however, each Barcelona core contains 512KB L2 cache, whereas Dunnington cores share L2 cache in pairs.

Intel's Penryn successor, codenamed Nehalem, will abandon the front-side bus model in favor of QuickPath Interconnect; a serial bus similar to HyperTransport.

More here.


Last modified on Tuesday, 26 February 2008 19:57
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments