Featured Articles

Snapdragon 400 is Qualcomm’s SoC for watches, wearables

Snapdragon 400 is Qualcomm’s SoC for watches, wearables

We wanted to learn a bit more about Qualcomm's plans for wearables and it turns out that the company believes its…

More...
Qualcomm sampling 20nm Snapdragon 810

Qualcomm sampling 20nm Snapdragon 810

We had a chance to talk to Michelle Leyden-Li, Senior Director of Marketing, QCT at Qualcomm and get an update on…

More...
EVGA GTX 970 SC ACX 2.0 reviewed

EVGA GTX 970 SC ACX 2.0 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
Nvidia GTX 980 reviewed

Nvidia GTX 980 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
PowerColor TurboDuo R9 285 reviewed

PowerColor TurboDuo R9 285 reviewed

Today we will take a look at the PowerColor TurboDuo Radeon R9 285. The card is based on AMD’s new…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Wednesday, 28 November 2007 10:28

Details of Intel's Foxhollow platform emerge

Written by test
Image

Scheduled for a 2H 2009 launch

More information about Intel's upcoming Foxhollow platform has been brought to light by Impress, and Intel will start sampling this new platform sometime in Q3 2008. As Intel is moving away from single core processors, even its entry level parts will feature two cores.

The Foxhollow platform is quite different from the Thurley UP platform, which will be the first consumer platform for the Nehalem-based Bloomfield core. For starters, it relies on a single chipset or as Intel prefers it, a Platform Controller Hub (or a PCH) and the code name for this chipset is Ibexpeak.

Since Intel will have moved the memory controller and the integrated graphics into the CPU by now, there's no longer any need for an MCH and an ICH, so Intel has simplified its chipset design to keep costs down in the entry-level and mainstream segments. The chipset interfaces with the CPU via Intel's aging DMI interconnect, which seems quite odd at first, but when you consider that the PCIe 2.0 controller is built into the CPU, this might not be an issue.

The PCH will house things like eight PCIe lanes, support for up to four PCI slots, the Gigabit Ethernet MAC, display interface controllers, I/O controllers, RAID and SATA controllers, USB 2.0 controller etc. This is pretty much what the ICH is doing today bar a few exceptions, such as the display interface controller. The reason why this is in the chipset and not in the CPU is because it has to physically connect to the ports on the motherboard.

If you've had a look at the picture we've linked to below, you'll notice that it says Havendale/Auburndale; well, the Auburndale is apparently a mobile version of the Havendale core. These entry level CPUs will have two cores, 4MB of shared cache, a dual-channel DDR3 memory controller and, of course, Intel's integrated graphics. Intel claims that they'll have improved their integrated graphics performance by ten times by the time these CPUs launch and it will be interesting to see if they can meet their own goal.

You can find a diagram of the Ibexpeak PCH and the Havendale CPU here
Last modified on Thursday, 29 November 2007 02:41
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments