Featured Articles

Analysts expect ARM to do well next year

Analysts expect ARM to do well next year

British chip designer ARM could cash in on the mobile industry's rush to transition to 64-bit operating systems and hardware.

More...
Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Samsung has lost smartphone market share, ending the quarter on a low note and Xiaomi appears to be the big winner.

More...
Intel Broadwell 15W coming to CES

Intel Broadwell 15W coming to CES

It looks like Intel will be showing off its 14nm processors, codenames Broadwell, in a couple of weeks at CES 2015.

More...
Gainward GTX 980 Phantom reviewed

Gainward GTX 980 Phantom reviewed

Today we’ll be taking a closer look at the recently introduced Gainward GTX 980 4GB with the company’s trademark Phantom cooler.

More...
Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac has been in the nettop and mini-PC space for more than four years now and it has managed to carve…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 06 September 2007 09:21

45nm Shanghai has 512KB L2 per core

Written by Fuad Abazovic

Image

But 6MB L3


Next generation 45 nanometre K10.5 codenamed Shanghai will remain at 512KB L2 per core but overall the CPU will have 6MB of Level 3 cache.

Intel's 45 nanometre Quad parts have 12 MB of L2 cache which means 3MB per core or six for each of two stitched processors.

Shanghai should have improved IPC and of course Hypertransport 3. it remains to be seen how will Barcelona K10 with its L2 + L3 cache go against 12 MB of L2 cache of Yorkfield 45 nanometre CPUs.


More here:

AMD goes DDR 3 in late 2008

Last modified on Thursday, 06 September 2007 09:48
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments