Featured Articles

Snapdragon 400 is Qualcomm’s SoC for watches, wearables

Snapdragon 400 is Qualcomm’s SoC for watches, wearables

We wanted to learn a bit more about Qualcomm's plans for wearables and it turns out that the company believes its…

More...
Qualcomm sampling 20nm Snapdragon 810

Qualcomm sampling 20nm Snapdragon 810

We had a chance to talk to Michelle Leyden-Li, Senior Director of Marketing, QCT at Qualcomm and get an update on…

More...
EVGA GTX 970 SC ACX 2.0 reviewed

EVGA GTX 970 SC ACX 2.0 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
Nvidia GTX 980 reviewed

Nvidia GTX 980 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
PowerColor TurboDuo R9 285 reviewed

PowerColor TurboDuo R9 285 reviewed

Today we will take a look at the PowerColor TurboDuo Radeon R9 285. The card is based on AMD’s new…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 06 September 2007 09:21

45nm Shanghai has 512KB L2 per core

Written by Fuad Abazovic

Image

But 6MB L3


Next generation 45 nanometre K10.5 codenamed Shanghai will remain at 512KB L2 per core but overall the CPU will have 6MB of Level 3 cache.

Intel's 45 nanometre Quad parts have 12 MB of L2 cache which means 3MB per core or six for each of two stitched processors.

Shanghai should have improved IPC and of course Hypertransport 3. it remains to be seen how will Barcelona K10 with its L2 + L3 cache go against 12 MB of L2 cache of Yorkfield 45 nanometre CPUs.


More here:

AMD goes DDR 3 in late 2008

Last modified on Thursday, 06 September 2007 09:48
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments