Error
  • JUser::_load: Unable to load user with id: 67

Featured Articles

Analyst reveals Apple Watch spec

Analyst reveals Apple Watch spec

An analyst has examined the Apple Watch supply chain in an effort to ascertain the exact spec of Cupertino’s new gadget…

More...
Nvidia's first 20nm product is a mobile SoC

Nvidia's first 20nm product is a mobile SoC

For much of the year we were under the impression that the second generation Maxwell will end up as a 20nm…

More...
Nvidia GTX 980 reviewed

Nvidia GTX 980 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
Nvidia adjusts GTX 980 and GTX 970 pricing

Nvidia adjusts GTX 980 and GTX 970 pricing

It appears that Nvidia has been feeling the pulse of the market and took some note from comments regarding the original…

More...
PowerColor TurboDuo R9 285 reviewed

PowerColor TurboDuo R9 285 reviewed

Today we will take a look at the PowerColor TurboDuo Radeon R9 285. The card is based on AMD’s new…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 12 April 2007 10:26

IBM Goes 3D with Moore?s Law

Written by

Image

3D chips have 100 times more channels


IBM has worked out a new chip-stacking technology which will allow 3D chips and extend the life of Moore’s Law. The technology, dubbed 'through-silicon vias', allows different chip components to be packaged much closer together for faster, smaller, and lower-power systems.
 
3D chip stacking takes chips and memory devices that traditionally sit side by side on a silicon wafer and stacks them together on top of one another.The compact sandwich of components reduces the size of the overall chip package and boosts the speed at which data flows among the functions on the chip.

The new IBM method eliminates the need for long-metal wires that connect today’s 2-D chips together and rely on through-silicon vias, which are vertical connections etched through the silicon wafer and filled with metal.

It shortens the distance information on a chip needs to travel by 1000 times, and allows for the addition of up to 100 times more channels, or pathways, for that information to flow compared to 2-D chips.

Sample chips will be available in the second half of 2007 and will go into production in 2008.

More here.
Last modified on Thursday, 12 April 2007 10:34
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments